资源简介
仪器设备:逻辑设计与FPGA实验仪一套、装有ISE的PC机一台
内容:按键增加、去抖动

代码片段和文件信息
/**********************************************************************/
/* ____ ____ */
/* / /\/ / */
/* /___/ \ / */
/* \ \ \/ */
/* \ \ Copyright (c) 2003-2009 Xilinx Inc. */
/* / / All Right Reserved. */
/* /---/ /\ */
/* \ \ / \ */
/* \___\/\___\ */
/***********************************************************************/
/* This file is designed for use with ISim build 0x8ef4fb42 */
#define XSI_HIDE_SYMBOL_SPEC true
#include “xsi.h“
#include
#ifdef __GNUC__
#include
#else
#include
#define alloca _alloca
#endif
static const char *ng0 = “C:/smg_2/display.v“;
static unsigned int ng1[] = {0U 0U};
static unsigned int ng2[] = {14U 0U};
static unsigned int ng3[] = {1U 0U};
static unsigned int ng4[] = {13U 0U};
static unsigned int ng5[] = {2U 0U};
static unsigned int ng6[] = {11U 0U};
static unsigned int ng7[] = {3U 0U};
static unsigned int ng8[] = {7U 0U};
static unsigned int ng9[] = {192U 0U};
static unsigned int ng10[] = {249U 0U};
static unsigned int ng11[] = {164U 0U};
static unsigned int ng12[] = {176U 0U};
static unsigned int ng13[] = {4U 0U};
static unsigned int ng14[] = {153U 0U};
static unsigned int ng15[] = {5U 0U};
static unsigned int ng16[] = {146U 0U};
static unsigned int ng17[] = {6U 0U};
static unsigned int ng18[] = {130U 0U};
static unsigned int ng19[] = {248U 0U};
static unsigned int ng20[] = {8U 0U};
static unsigned int ng21[] = {128U 0U};
static unsigned int ng22[] = {9U 0U};
static unsigned int ng23[] = {144U 0U};
static unsigned int ng24[] = {10U 0U};
static unsigned int ng25[] = {136U 0U};
static unsigned int ng26[] = {131U 0U};
static unsigned int ng27[] = {12U 0U};
static unsigned int ng28[] = {198U 0U};
static unsigned int ng29[] = {161U 0U};
static unsigned int ng30[] = {134U 0U};
static unsigned int ng31[] = {15U 0U};
static unsigned int ng32[] = {142U 0U};
static int ng33[] = {1 0};
static void Always_32_0(char *t0)
{
char t4[8];
char t20[8];
char *t1;
char *t2;
char *t3;
char *t5;
char *t6;
char *t7;
char *t8;
char *t9;
unsigned int t10;
unsigned int t11;
unsigned int t12;
unsigned int t13;
unsigned int t14;
unsigned int t15;
char *t16;
int t17;
char *t18;
char *t19;
LAB0: t1 = (t0 + 1720U);
t2 = *((char **)t1);
if (t2 == 0)
goto LAB2;
LAB3: goto *t2;
LAB2: xsi_set_current_line(32 ng0);
t2
属性 大小 日期 时间 名称
----------- --------- ---------- ----- ----
文件 6 2019-05-31 11:26 smg_2\.lso
文件 26 2019-05-24 12:23 smg_2\display.prj
文件 1135 2019-05-24 12:23 smg_2\display.stx
文件 2150 2019-05-24 12:26 smg_2\display.v
文件 113 2019-05-24 12:23 smg_2\display.xst
文件 86 2019-05-31 11:26 smg_2\displayswitch.prj
文件 1311 2019-05-31 11:26 smg_2\displayswitch.stx
文件 1354 2019-05-31 11:30 smg_2\displayswitch.v
文件 119 2019-05-31 11:26 smg_2\displayswitch.xst
文件 4230 2019-05-24 12:55 smg_2\display_summary.html
文件 1039 2019-05-31 11:38 smg_2\fuse.log
文件 367 2019-05-31 11:38 smg_2\fuse.xmsgs
文件 177 2019-05-31 11:38 smg_2\fuseRelaunch.cmd
文件 517 2019-05-31 11:34 smg_2\ic1.ucf
文件 1477 2019-05-31 11:53 smg_2\impact.xsl
文件 161 2019-05-31 11:53 smg_2\impact_impact.xwbt
文件 20295 2019-05-24 12:15 smg_2\iseconfig\display.xreport
文件 9702 2019-05-31 11:47 smg_2\iseconfig\smg_2.projectmgr
文件 20291 2019-05-31 10:44 smg_2\iseconfig\TOP.xreport
文件 1667 2019-05-31 11:38 smg_2\isim\isim_usage_statistics.html
文件 6 2019-05-31 11:38 smg_2\isim\pn_info
文件 3032 2019-05-31 11:38 smg_2\isim\temp\@t@o@p.sdb
文件 4972 2019-05-31 11:38 smg_2\isim\temp\display.sdb
文件 4575 2019-05-31 11:38 smg_2\isim\temp\glbl.sdb
文件 0 2019-05-31 11:38 smg_2\isim\TOP_isim_beh.exe.sim\isimcrash.log
文件 4719 2019-05-31 11:38 smg_2\isim\TOP_isim_beh.exe.sim\ISimEngine-DesignHierarchy.dbg
文件 561 2019-05-31 11:38 smg_2\isim\TOP_isim_beh.exe.sim\isimkernel.log
文件 92 2019-05-31 11:38 smg_2\isim\TOP_isim_beh.exe.sim\netId.dat
文件 2391 2019-05-31 11:38 smg_2\isim\TOP_isim_beh.exe.sim\tmp_save\_1
文件 28790 2019-05-31 11:38 smg_2\isim\TOP_isim_beh.exe.sim\TOP_isim_beh.exe
............此处省略124个文件信息
- 上一篇:通讯录管理系统源码
- 下一篇:designpattern.zip
相关资源
- 基于MIPS指令集的32位CPU设计与Verilog语
- Verilog FPGA UART串口控制器
- gmsk调制在FPGA上实现
- 一个简单的verilog编写的DMA IP CORE,和
- 硬件课程设计—流水灯(quartus软件
- Verilog按键代码
- verilog的PCI源代码,非常详细,顶层模
- CPLD Verilog数字密码锁 源码
- verilog 实现任意分频方法
- DE2模拟的交通红绿灯
- SPI Master 的Verilog源代码
- 基于VGA的Flappy Bird的Verilog实现(源码
- 数字钟
- Verilog的135个经典设计
- verilog 4×4矩阵键盘
- Quartus EDA交通灯控制电路的设计实训报
- FPGA按键消抖
- 用Verilog语言写的CPLD和MCU通讯的SPI接口
- ARM9指令cache的verilog代码
- ddr_verilog
- FPGA实现单极性SPWM调制
- uart_tx.zip
- 基于Verilog的cordic反正切FPGA例程
- SystemVerilog验证测试平台编写指南(中
- 基于Verilog的交通灯设计EDA课程设计
- 数字信号处理的FPGA实现Verilog源码
- verilog硬件描述语言程序设计与实践教
- Ultraedit环境下配置verilog语法高亮的字
- 8 位cpu的verilog
- 中值滤波算法Quartus实现
评论
共有 条评论