资源简介
使用verilog编写的精确cordic算法。专用在altera fpga上。有详细的注释,pdf文档以及testbench。

代码片段和文件信息
% ================================================================================
% Copyright (c) 2003 Altera Corporation San JoseCaliforniaUSA.
% All rights reserved.
%
% Permission is hereby granted free of charge to any person obtaining a copy of
% this software and associated documentation files (the “Software“) to deal in
% the Software without restriction including without limitation the rights to
% use copy modify mergepublish distribute sublicense and/or sell copies of
% the Software and to permit persons to whom the Software is furnished to do so
% subject to the following conditions:
%
% The above copyright notice and this permission notice shall be included in all
% copies or substantial portions of the Software.
%
% THE SOFTWARE IS PROVIDED “AS IS“ WITHOUT WARRANTY OF ANY KINDEXPRESS OR
% IMPLIED INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY FITNESS
% FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
% COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM DAMAGES OR OTHER LIABILITY
% WHETHER IN AN ACTION OF CONTRACT TORT OR OTHERWISE ARISING FROM OUT OF OR IN
% CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
%
% This agreement shall be governed in all respects by the laws of the State of
% California and by the laws of the United States of America.
%
% Altera does not recommend suggest or require that this reference design file be
% used in conjunction or combination with any other product.
% ================================================================================
%--
%-- Function : cordic
%-- File : cordic.m
%-- Created by : ksd
%--
%--Revision :
%--
%-- CORDIC Algorithm
%-- Bit accurate model of hardware implementation.
%-------------------------------------------------------------------------------
function [x_out y_out z_out inv_tan recip_gain] = cordic(disp_debug mode rem_gain ...
gain_design gain_comp_bit_ext x_in y_in z_in iter x_bits ...
y_bits z_bits)
%-- INPUTS
%-- disp_debug = 1 - display debug messages
%-- mode = Controls mode : 1- rotation mode 0-vectoring mode
%-- rem_gain = 1 => remove processing gain; 0 => leave processing gain
%-- gain_design = 0 - if performing fix pt operations then use real gain
%-- 1 - h/w model of gain compensation circuit using shifts and adds;
% 2 - h/w model of gain compensation circuit using multiplys;
% (1) and (2) useful as user may design a more accurate gain
% compensation circuit
%-- gain_comp_bit_ext = number of bits to extend gain compenation calculation
%-- by to improve accuracy.
%-- x_in = x value
%-- y_in = y value
%-- z_in = z value (angle in radians)
%-- number of iterations
%--
%-----------------------------------------------------------------------------
%--
属性 大小 日期 时间 名称
----------- --------- ---------- ----- ----
文件 0 2003-03-18 17:32 cordic\build\.cvskeep
文件 5131 2009-12-16 14:55 cordic\build\cordic.bak\cordic.psf
文件 589 2009-12-16 14:55 cordic\build\cordic.bak\cordic.quartus
文件 26 2009-12-16 17:34 cordic\build\cordic.done
文件 11954 2009-12-16 17:34 cordic\build\cordic.flow.rpt
文件 57763 2009-12-16 17:34 cordic\build\cordic.map.rpt
文件 134 2009-12-16 17:34 cordic\build\cordic.map.smsg
文件 464 2009-12-16 17:34 cordic\build\cordic.map.summary
文件 5131 2003-08-06 11:51 cordic\build\cordic.psf
文件 1307 2009-12-16 14:55 cordic\build\cordic.qpf
文件 5436 2009-12-16 17:34 cordic\build\cordic.qsf
文件 589 2003-08-06 11:38 cordic\build\cordic.quartus
文件 594 2009-12-16 17:50 cordic\build\cordic.qws
文件 42634 2009-12-16 14:55 cordic\build\cordic_assignment_defaults.qdf
文件 5305 2009-12-16 14:55 cordic\build\cordic_gain_corr.qsf
文件 6271 2009-12-16 14:55 cordic\build\db\altsyncram_gua1.tdf
文件 1825 2009-12-16 14:55 cordic\build\db\cmpr_adc.tdf
文件 4400 2009-12-16 14:55 cordic\build\db\cntr_17h.tdf
文件 4222 2009-12-16 14:55 cordic\build\db\cntr_bnf.tdf
文件 7958 2009-12-16 14:55 cordic\build\db\cordic.(0).cnf.cdb
文件 3980 2009-12-16 14:55 cordic\build\db\cordic.(0).cnf.hdb
文件 1483 2009-12-16 14:55 cordic\build\db\cordic.(1).cnf.cdb
文件 1050 2009-12-16 14:55 cordic\build\db\cordic.(1).cnf.hdb
文件 2786 2009-12-16 14:55 cordic\build\db\cordic.(10).cnf.cdb
文件 1055 2009-12-16 14:55 cordic\build\db\cordic.(10).cnf.hdb
文件 2816 2009-12-16 14:55 cordic\build\db\cordic.(2).cnf.cdb
文件 1549 2009-12-16 14:55 cordic\build\db\cordic.(2).cnf.hdb
文件 52473 2009-12-16 14:55 cordic\build\db\cordic.(3).cnf.cdb
文件 14014 2009-12-16 14:55 cordic\build\db\cordic.(3).cnf.hdb
文件 3905 2009-12-16 14:55 cordic\build\db\cordic.(4).cnf.cdb
............此处省略114个文件信息
- 上一篇:提升小波变换讲义
- 下一篇:Quartus II 13.1 (64-bit)破解工具
相关资源
- FPGA实现PID.v
- 基于FPGA的sdi视频传输工程(k7_sdi_rx
- FPGA彩条显示
- Xilinx-FPGA-引脚功能详细介绍.doc
- 基于xilinx FPGA的PCIe设计实战
- 基于PCIe的FPGA动态配置设计与实现
- 为什么工程师要掌握FPGA开发知识?
- Quartus II 15.0中仿真Altera三速以太网I
- Quartus II 15.0中仿真Altera三速以太网I
- 数字频率合成dds正弦波基于FPGA的DDS产
- Verilog FPGA UART串口控制器
- gmsk调制在FPGA上实现
- 一个简单的verilog编写的DMA IP CORE,和
- FPGA在步进电机驱动上的应用实例及代
- fpga实现频率测量
- FPGA开发-ChipScope教程
- 红外循迹小车VHDL程序
- 基于FPGA的USB接口设计
- DE2模拟的交通红绿灯
- 一种抗SEU存储器电路的FPGA设计
- Cyclone 10LP Remote Update Intel FPGA IP 官方工
- nRF24L01无线模块在单片机与FPGA上的应
- 基于FPGA多协议转换网关设计
- fpga数字钟
- FPGA按键消抖
- 具有可编程环路补偿功能高密度电源
- FPGA系统中有源电容放电电路设计需注
- 玩转Altera FPGA:基于PLL分频计数的LE
- 二院型号FPGA 硬件描述语言编程准则
- ETC中FM0解码器的设计
评论
共有 条评论