数字电路课程CPU设计verilog完整代码+报告+设计图

数字电路课程大作业，花了三天写完了一个比较简单版本的（16位二进制命令，8位数据，可实现加减绝对值等多种功能），自主设计CPU自主编写代码，附加英文report，开发环境ISE（课堂上认真做的和抄的分数差不多，所以来这里赚点积分吧，也不荒废做了几天的苦力，本科生可参考）

 属性            大小     日期    时间   名称
----------- ---------  ---------- -----  ----
     目录           0  2019-02-11 23:21  牟治宇 何璐西 团队CPU project\
     文件      854678  2019-02-11 22:48  牟治宇 何璐西 团队CPU project\CPU_project.zip
     文件         364  2019-02-11 23:16  牟治宇 何璐西 团队CPU project\ReadMe.txt
     目录           0  2019-02-11 23:21  牟治宇 何璐西 团队CPU project\codes\
     文件        3659  2019-02-10 13:07  牟治宇 何璐西 团队CPU project\codes\CPU.v
     目录           0  2019-02-11 23:21  牟治宇 何璐西 团队CPU project\codes\Modules\
     文件        1197  2019-02-10 13:13  牟治宇 何璐西 团队CPU project\codes\Modules\ALU_Module.v
     目录           0  2019-02-11 23:21  牟治宇 何璐西 团队CPU project\codes\Modules\Data_Register_Module\
     文件        2577  2019-02-10 13:13  牟治宇 何璐西 团队CPU project\codes\Modules\Data_Register_Module\Data_Register_Module.v
     目录           0  2019-02-11 23:21  牟治宇 何璐西 团队CPU project\codes\Modules\Data_Register_Module\includes\
     文件         227  2019-02-07 22:33  牟治宇 何璐西 团队CPU project\codes\Modules\Data_Register_Module\includes\Data_Register.v
     文件         906  2019-02-09 15:33  牟治宇 何璐西 团队CPU project\codes\Modules\Data_Register_Module\includes\Data_Write_Decoder.v
     文件         988  2019-02-08 09:25  牟治宇 何璐西 团队CPU project\codes\Modules\Data_Register_Module\includes\Mul_Reg_Dataout.v
     文件        4555  2019-02-10 13:07  牟治宇 何璐西 团队CPU project\codes\Modules\Instruction_Decoder_Module.v
     文件        3542  2019-02-11 22:22  牟治宇 何璐西 团队CPU project\codes\Modules\Machine_Code_ROM_Module.v
     文件         516  2019-02-10 13:13  牟治宇 何璐西 团队CPU project\codes\Modules\Mul_Reg_to_ALU_Module.v
     目录           0  2019-02-11 23:21  牟治宇 何璐西 团队CPU project\simulation\
     文件      113045  2019-02-11 23:13  牟治宇 何璐西 团队CPU project\simulation\Example_1.png
     文件        6068  2019-02-09 15:16  牟治宇 何璐西 团队CPU project\simulation\Example_1_32_16_64.wcfg
     文件        6264  2019-02-11 11:28  牟治宇 何璐西 团队CPU project\simulation\xixiEample_1.wcfg
     文件        6354  2019-02-11 11:42  牟治宇 何璐西 团队CPU project\simulation\xixiEample_2.wcfg
     文件      234076  2019-02-11 22:28  牟治宇 何璐西 团队CPU project\simulation\xixiExample_1.png
     文件      253199  2019-02-11 22:39  牟治宇 何璐西 团队CPU project\simulation\xixiExample_2.png
     目录           0  2019-02-11 23:21  牟治宇 何璐西 团队CPU project\报告\
     文件     4424505  2019-02-11 23:10  牟治宇 何璐西 团队CPU project\报告\何璐西 1120162231.pdf
     文件     1632845  2019-02-11 23:17  牟治宇 何璐西 团队CPU project\报告\牟治宇 1120160410.pdf